消息
×
loading..

关键词云

成果统计

合作作者[TOP 5]

  • 吕宏鸣

    合作成果数:9

  • 丁一

    合作成果数:4

  • 郭新钦

    合作成果数:3

  • 周侃骏

    合作成果数:3

  • 李子奇

    合作成果数:1

古昕玥 博士生
所在学院: 信息科学与技术学院
职务: --
研究方向:
备注: --
古昕玥

科研成果

9 2731 69 3 0 1
Items Views Downloads TC[WOS] TC[CSCD] H-index
排序方式:
 [1] Ziqi Li,Xinyue Gu,Hongming Lyu. A 9.45-enob 3.84-ms/s Ping-pong Interleaving Sar Adc With Integrated Buffers And Spi For 96-channel Neural Signal Acquisition[C]. 2024 Ieee International Symposium On Circuits And Systems (iscas).Institute Of Electrical And Electronics Engineers Inc.2024-05-22.浏览/下载:296/5; 被引[WOS]:0评论推荐收藏
 [2] Kanjun Zhou,Xinyue Gu,Hongming Lyu. An Svm-based Atrial Fibrillation Detection Processor Ic With A 95.8-% Sensitivity For Low-power Event-driven Cardiac Monitoring Applications[C]. 2024 International Vlsi Symposium On Technology, Systems And Applications (vlsi Tsa).345 E 47th St, New York, Ny 10017 Usa.Institute Of Electrical And Electronics Engineers Inc.2024-04-25.浏览/下载:352/12; 被引[WOS]:0评论推荐收藏
 [3] Gu, Xinyue,Zhou, Kanjun,&Lyu, Hongming.(2024).An Event-Driven Cardiac Monitoring System Based on a Low-Power Atrial-Fibrillation Detection ASIC With a Sensitivity of 92.5%.IEEE SENSORS LETTERS,8(3).浏览/下载:312/5; 被引[WOS]:0; IF:2.2/2.2评论推荐收藏
 [4] 吕宏鸣,古昕玥,周侃骏. 一种房颤检测芯片和系统. 2024-01-23.浏览/下载:284/3评论推荐收藏
 [5] Ding, Yi,Gu, Xinyue,Guo, Xinqin,Wu, Shiyv,&Lyu, Hongming.(2024).An 8-Channel 9-V-Compliant Crosstalk-Free Bipolar Biphasic Current-Controlled Neural Stimulator in a Standard CMOS Technology.IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS,PP(99),1-1.浏览/下载:360/20; 被引[WOS]:3; IF:4.0/3.7评论推荐收藏
 [6] 吕宏鸣,丁一,古昕玥,等. 一种多通道无线神经刺激芯片及系统. 2023-11-07.浏览/下载:346/6评论推荐收藏
 [7] Yi Ding,Xinyue Gu,Xinqin Guo,et al. A Wireless Bimodal 16-channel 12-v-compliant Current-controlled Neural Stimulation Ic In A Standard Cmos Technology[C]. 2023 Ieee Biomedical Circuits And Systems Conference (biocas).2023-10-01.浏览/下载:250/12; 被引[WOS]:0评论推荐收藏
 [8] 吕宏鸣,古昕玥. 一种模数转换器. 2023-04-28.浏览/下载:386/1评论推荐收藏
 [9] Xinyue Gu,Yi Ding,Hongming Lyu. A 10-bit 1-ms/s Low-power Sar Adc With An Integrated Buffer In Dual Sample-and-hold Architecture[C]. 2022 7th International Conference On Integrated Circuits And Microsystems (icicm).2022-10-01.浏览/下载:145/5; 被引[WOS]:0评论推荐收藏