消息
×
loading..
×
验证码:
换一张
忘记密码?
记住我
×
统一认证登录
登录
中文版
|
English
上海科技大学知识管理系统
ShanghaiTech University Knowledge Management System
统一认证登录
登录
注册
ALL
ORCID
题名
作者
发表日期
关键词
文献类型
DOI
出处
存缴日期
收录类别
出版者
学习讨论厅
图片搜索
粘贴图片网址
首页
研究单元&专题
作者
文献类型
学科分类
知识图谱
知识整合
学习讨论厅
在结果中检索
研究单元&专题
信息科学与技术学院 [6]
作者
周平强 [1]
哈亚军 [1]
何旭明 [1]
虞晶怡 [1]
王成 [1]
陈富鹏 [1]
更多...
文献类型
会议论文 [4]
期刊论文 [2]
发表日期
2025 [1]
2024 [1]
2023 [1]
2021 [2]
2020 [1]
出处
2024 DESIG... [1]
CHINA SEMI... [1]
FORMAL MET... [1]
IEICE ELEC... [1]
OPTICS EXP... [1]
PROCEEDING... [1]
更多...
语种
英语 [6]
资助项目
CAS Projec... [1]
ISCAS Fund... [1]
ISCAS New ... [1]
National N... [1]
Natural Sc... [1]
State Key ... [1]
更多...
资助机构
收录类别
EI [6]
CPCI-S [2]
SCI [2]
SCIE [2]
CPCI [1]
×
知识图谱
KMS
反馈留言
浏览/检索结果:
共6条,第1-6条
帮助
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
提交时间升序
提交时间降序
WOS被引频次升序
WOS被引频次降序
期刊影响因子升序
期刊影响因子降序
发表日期升序
发表日期降序
Compositional Verification of Cryptographic Circuits Against Fault Injection Attacks
会议论文
FORMAL METHODS, PT II, FM 2024, null,Milan,ITALY, SEP 09-13, 2024
作者:
Tan, Huiyu
;
Yang, Xi
;
Song, Fu
;
Chen, Taolue
;
Wu, Zhilin
Adobe PDF(595Kb)
|
收藏
|
浏览/下载:334/1
|
提交时间:2024/10/11
Benchmarking
Boolean functions
Open source software
Compositional verification
Cryptographic algorithms
CryptoGraphics
Design and implementations
Error prones
Fault injection attacks
Hardware implementations
Open source tools
Physical attacks
Sub-circuits
Compact Powers-of-Two: An Efficient Non-Uniform Quantization for Deep Neural Networks
会议论文
2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), Valencia, Spain, 25-27 March 2024
作者:
Xinkuang Geng
;
Siting Liu
;
Jianfei Jiang
;
Kai Jiang
;
Honglan Jiang
Adobe PDF(407Kb)
|
收藏
|
浏览/下载:267/2
|
提交时间:2024/06/17
Computational efficiency
Data privacy
Table lookup
Bit-Width
Conventional methods
Data characteristics
Hardware implementations
High-accuracy
Intrinsic data
Non-uniform quantization
Power-of-two
Quantisation
Quantization schemes
Asynchronous photonic time-delay reservoir computing
期刊论文
OPTICS EXPRESS, 2023, 卷号: 31, 期号: 2, 页码: 2456-2466
作者:
Tang, Jia-Yan
;
Lin, Bao-De
;
Shen, Yi-Wei
;
Li, Rui-Qian
;
Yu, Jingyi
Adobe PDF(3188Kb)
|
收藏
|
浏览/下载:525/0
|
提交时间:2023/03/10
Clocks
Feedback
Semiconductor lasers
Timing circuits
A: semiconductors
Clock cycles
Delay Time
Feedback loops
Hardware implementations
Network-based
Neural-networks
Photonic time delay
Reservoir Computing
Time-delays
CLIF: Cross-layer information fusion for stereo matching and its hardware implementation
会议论文
PROCEEDINGS - IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, Daegu, Korea, Republic of, May 22, 2021 - May 28, 2021
作者:
Fupeng Chen
;
Xinzhe Liu
;
Heng Yu
;
Yajun Ha
Adobe PDF(1078Kb)
|
收藏
|
浏览/下载:482/1
|
提交时间:2021/12/03
Intelligent systems
Hardware implementations
Implicit informations
Information sharing strategies
Local stereo matching
Performance impact
Pipelined hardware
Regularization terms
Stereo matching algorithm
Optimizing the Energy Efficiency of Switched-Capacitor Converters in Multiprocessor System-on-Chips with a Preset DVFS Policy
会议论文
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2021, CSTIC 2021, Shanghai, China, March 14, 2021 - March 15, 2021
作者:
Zheng, Linfeng
;
Zhou, Pingqiang
Adobe PDF(246Kb)
|
收藏
|
浏览/下载:287/0
|
提交时间:2021/12/17
Capacitance
Dynamic frequency scaling
Energy efficiency
Metal insulator boundaries
MIM devices
Multiprocessing systems
Semiconductor device manufacture
System-on-chip
Table lookup
Voltage scaling-Current demands
Dynamic voltage and frequency scaling
Hardware implementations
Look up table
Metal insulator metals
Multiprocessor system on chips
Planning stages
Switched capacitor converter
A pure hardware implementation of CRYSTALS-KYBER PQC algorithm through resource reuse
期刊论文
IEICE ELECTRONICS EXPRESS, 2020, 卷号: 17, 期号: 17
作者:
Huang, Yiming
;
Huang, Miaoqing
;
Lei, Zhongkui
;
Wu, Jiaxuan
Adobe PDF(436Kb)
|
收藏
|
浏览/下载:658/269
|
提交时间:2020/11/02
CRYSTALS-KYBER
cryptography
field-programmable gate arrays (FPGAs)
PQC
Field programmable gate arrays (FPGA)
Analysis of simulations
De-capsulation
Functional modules
Hardware implementations
Pipelined computation
Resource re use
Resource utilizations
Standardization process
首页
上一页
1
下一页
末页